XCore XS1-G4 - Instruction Set Architecture

Instruction Set Architecture

Each thread has access to 12 general purpose registers, and a standard 3-operand instruction set is used for programming the thread. The instruction set is encoded densely, encoding most instructions in 16 bits, where 11 bits are used for specifying 3 operands, and 5 bits are used to encode the opcode. Less frequently used instructions are encoded in 32 bits. The instruction set is a load-store instruction set. All instructions execute in a single cycle. If an instruction does not need data from memory (for example, arithmetic operations), the instruction will prefetch a word of instructions.This acts like a very small instruction cache, but its behavior can be predicted at compile time, making timing behavior as predictable as functional behavior. The instruction set natively supports events which enables the processor to stop a thread and restart it when an event is ready. In addition, a thread may be interrupted to deal with some external events.

Read more about this topic:  XCore XS1-G4

Famous quotes containing the words instruction, set and/or architecture:

    And, fathers, do not provoke your children to anger, but bring them up in the discipline and instruction of the Lord.
    Bible: New Testament, Ephesians 6:4.

    A more secret, sweet, and overpowering beauty appears to man when his heart and mind open to the sentiment of virtue. Then he is instructed in what is set above him. He learns that his being is without bound; that to the good, to the perfect, he is born, low as he now lies in evil and weakness.
    Ralph Waldo Emerson (1803–1882)

    Art is a jealous mistress, and, if a man have a genius for painting, poetry, music, architecture or philosophy, he makes a bad husband and an ill provider.
    Ralph Waldo Emerson (1803–1882)