XCore XS1-G4 - Instruction Set Architecture

Instruction Set Architecture

Each thread has access to 12 general purpose registers, and a standard 3-operand instruction set is used for programming the thread. The instruction set is encoded densely, encoding most instructions in 16 bits, where 11 bits are used for specifying 3 operands, and 5 bits are used to encode the opcode. Less frequently used instructions are encoded in 32 bits. The instruction set is a load-store instruction set. All instructions execute in a single cycle. If an instruction does not need data from memory (for example, arithmetic operations), the instruction will prefetch a word of instructions.This acts like a very small instruction cache, but its behavior can be predicted at compile time, making timing behavior as predictable as functional behavior. The instruction set natively supports events which enables the processor to stop a thread and restart it when an event is ready. In addition, a thread may be interrupted to deal with some external events.

Read more about this topic:  XCore XS1-G4

Famous quotes containing the words instruction, set and/or architecture:

    I turn my gaze
    Back to the instruction manual which has made me dream of
    Guadalajara.
    John Ashbery (b. 1927)

    Were it good
    To set the exact wealth of all our states
    All at one cast? to set so rich a main
    On the nice hazard of one doubtful hour?
    It were not good.
    William Shakespeare (1564–1616)

    The two elements the traveler first captures in the big city are extrahuman architecture and furious rhythm. Geometry and anguish. At first glance, the rhythm may be confused with gaiety, but when you look more closely at the mechanism of social life and the painful slavery of both men and machines, you see that it is nothing but a kind of typical, empty anguish that makes even crime and gangs forgivable means of escape.
    Federico García Lorca (1898–1936)