Standard Parasitic Exchange Format (SPEF) is an IEEE standard for representing parasitic data of wires in a chip in ASCII format. Resistance, capacitance and inductance of wires in a chip are known as parasitic data. SPEF is used for delay calculation and ensuring signal integrity of a chip which eventually determines its speed of operation.
SPEF is most popular specification for parasitic exchange between different tools of EDA domain during any phase of design.
The specification for SPEF is a part of standard 1481-1999 IEEE Standard for Integrated Circuit (IC) Delay and Power Calculation System . Latest version of SPEF is part of 1481-2009 IEEE Standard for Integrated Circuit (IC) Open Library Architecture (OLA) .
SPEF is extracted after routing in Place and route stage. This helps in accurate calculation of IR-drop analysis and other analysis after routing. This file contains the R and C paramaters depending on the placement of our tile/block and the routing among the placed cells..
Read more about Standard Parasitic Exchange Format: SPEF Syntax, The Difference Between Parasitic Data Formats
Famous quotes containing the words standard, parasitic and/or exchange:
“The urge for Chinese food is always unpredictable: famous for no occasion, standard fare for no holiday, and the constant as to demand is either whim, the needy plebiscite of instantly famished drunks, or pregnancy.”
—Alexander Theroux (b. 1940)
“Art is parasitic on life, just as criticism is parasitic on art.”
—Kenneth Tynan (1927–1980)
“Development, it turns out, occurs through this process of progressively more complex exchange between a child and somebody else—especially somebody who’s crazy about that child.”
—Urie Bronfenbrenner (b. 1917)