Page Table - The Translation Process

The Translation Process

The CPU's memory management unit (MMU) stores a cache of recently used mappings from the operating system's page table. This is called the translation lookaside buffer (TLB). When a virtual address needs to be translated into a physical address, the TLB is searched first. If a match is found (a TLB hit), the physical address is returned and memory access can continue. However, if there is no match (called a TLB miss), the handler will typically look up the address mapping in the page table to see whether a mapping exists (a Page Walk). If one exists, it is written back to the TLB (this must be done, as the hardware accesses memory through the TLB in a virtual memory system), and the faulting instruction is restarted. This subsequent translation will find a TLB hit, and the memory access will continue.

Read more about this topic:  Page Table

Famous quotes containing the words translation and/or process:

    Any translation which intends to perform a transmitting function cannot transmit anything but information—hence, something inessential. This is the hallmark of bad translations.
    Walter Benjamin (1892–1940)

    Because her instinct has told her, or because she has been reliably informed, the faded virgin knows that the supreme joys are not for her; she knows by a process of the intellect; but she can feel her deprivation no more than the young mother can feel the hardship of the virgin’s lot.
    Arnold Bennett (1867–1931)