Load Delay Slot
A load delay slot is an instruction which executes immediately after a load (of a register from memory) but does not see the result of the load. Load delay slots are very uncommon because load delays are highly unpredictable on modern hardware. A load may be satisfied from RAM or from a cache, and may be slowed by resource contention. Load delays were seen on very early RISC processor designs. The MIPS I ISA (implemented in the R2000 and R3000 microprocessors) suffers from this problem.
The following example is MIPS I assembly code, showing both a load delay slot and a branch delay slot.
lw v0,4(v1) # load word from address v1+4 into v0 nop # useless load delay slot jr v0 # jump to the address specified by v0 nop # useless branch delay slotRead more about this topic: Delay Slot
Famous quotes containing the words load, delay and/or slot:
“Tobacco and opium have broad backs, and will cheerfully carry the load of armies, if you choose to make them pay high for such joy as they give and such harm as they do.”
—Ralph Waldo Emerson (1803–1882)
“Hatred and vengeance, my eternal portion,
Scarce can endure delay of execution:—
Wait, with impatient readiness, to seize my
Soul in a moment.”
—William Cowper (1731–1800)
“Some are able and humane men and some are low-grade individuals with the morals of a goat, the artistic integrity of a slot machine, and the manners of a floorwalker with delusions of grandeur.”
—Raymond Chandler (1888–1959)