Load Delay Slot
A load delay slot is an instruction which executes immediately after a load (of a register from memory) but does not see the result of the load. Load delay slots are very uncommon because load delays are highly unpredictable on modern hardware. A load may be satisfied from RAM or from a cache, and may be slowed by resource contention. Load delays were seen on very early RISC processor designs. The MIPS I ISA (implemented in the R2000 and R3000 microprocessors) suffers from this problem.
The following example is MIPS I assembly code, showing both a load delay slot and a branch delay slot.
lw v0,4(v1) # load word from address v1+4 into v0 nop # useless load delay slot jr v0 # jump to the address specified by v0 nop # useless branch delay slotRead more about this topic: Delay Slot
Famous quotes containing the words load, delay and/or slot:
“‘Tis all men’s office to speak patience
To those that wring under the load of sorrow,
But no man’s virtue nor sufficiency
To be so moral when he shall endure
The like himself.”
—William Shakespeare (1564–1616)
“Once we began to see our images
Reflected in the mud and even dust,
‘Twas disillusion upon disillusion.
We were lost piecemeal to the animals,
Like people thrown out to delay the wolves.
Nothing but fallibility was left us....”
—Robert Frost (1874–1963)
“Some are able and humane men and some are low-grade individuals with the morals of a goat, the artistic integrity of a slot machine, and the manners of a floorwalker with delusions of grandeur.”
—Raymond Chandler (1888–1959)