Example: Fujitsu 65 Nm Process
- Gate length: 30 nm (high-performance) to 50 nm (low-power)
- Core voltage: 1.0 V
- 11 Cu interconnect layers using nano-clustering silica as ultralow k dielectric (k=2.25)
- Metal 1 pitch: 180 nm
- Nickel silicide source/drain
- Gate oxide thickness: 1.9 nm (n), 2.1 nm (p)
There are actually two versions of the process: CS200, focusing on high performance, and CS200A, focusing on low power.
Read more about this topic: 65 Nanometer
Famous quotes containing the word process:
“To exist as an advertisement of her husband’s income, or her father’s generosity, has become a second nature to many a woman who must have undergone, one would say, some long and subtle process of degradation before she sunk [sic] so low, or grovelled so serenely.”
—Elizabeth Stuart Phelps (1844–1911)